


01_BLOCK DIAGRAM
02_SCH GPIO Setting
03_EC Pin Define
04_Power Sequense DC
05_Power Sequence AC
06_Power Sequence Description
07_Clock Gen_ICS9LPR427
08_CPU-SILVERTHORNE (1)
09_CPU-SILVERTHORNE (2)
10_CPU-SILVERTHORNE (3)
11_SCH Poulsbo_HOST (1)
12_SCH Poulsbo_DDR2 (2)
13_SCH Poulsbo_LVDS/SDVO (3)
14_SCH Poulsbo_PM/USB/IDE/AZ (4)
15_SCH Poulsbo_STRAP(5)
16_SCH Poulsbo_POWER (6)
17_SCH Poulsbo_GND (7)
18_DDR2_SODIMM
19_DDR2_Termination
20_CH7317_SDVO_CRT
21_Onboard VGA
22_LCD Conn_LID
23_3.5G
24_Mini WIFI
25_Bluetooth_BT253
26_FAN_THERMAL SENSOR
27_LAN_Atheros AR8113/AR8132
28_RJ45
29_Small brd Conn
30_PATA TO SATA
31_USB Port
32_EC_ENE KB3310
33_SPI ROM_Debug Conn
34_Reset Map
35_KB_Touch Pad
36_
37_Discharge
38_PWR Jack
39_Screw Hole
40_EMI
41_Power Flow
42_Vcore
43_Power System
44_Power_+1.8V & VTTDDR
45_Power_VCCP
46_Power_+1.5VS & +2.5VS
47_Charger
48_Power_Load Switch
49_Power Latch
50_HISTORY

1101HA Block Diagram (Silverthorne / Poulsbo)



SCH GPIO SETTING

Pin	Pin Name	Connect to	Type	Power Well	S3	S4/ S5	Input/Output Set
U41	GPIO SUS0	PM_LEVELDOWN#	I/O CMOS3.3	Sus	VIX-unknown	OFF	Output
N43	GPIO SUS1	CPU_LEVELDOWN	I/O CMOS3.3	Sus	VIX-unknown	OFF	Output
N45	GPIO SUS2	PM_PWRBTN#	I/O CMOS3.3	Sus	VIX-unknown	OFF	Input
R41	GPIO SUS3/ USBCC	+VCCP_OV0	I/O CMOS3.3	Sus	VIX-unknown	OFF	output
G29	GPIO0	Strap CMC/ BT_Disable	I/O CMOS3.3	Core	OFF	OFF	Input
K30	GPIO1	CARD_READER_EN#	I/O CMOS3.3	Core	OFF	OFF	Output
F34	GPIO2	SIMCARD_IN#	I/O CMOS3.3	Core	OFF	OFF	iutput
G33	GPIO3	Strap CMC	I/O CMOS3.3	Core	OFF	OFF	Input
K36	GPIO4	3GLAN_OFF	I/O CMOS3.3	Core	OFF	OFF	Output
H36	GPIO5	MINICARD_EN#	I/O CMOS3.3	Core	OFF	OFF	Output
F36	GPIO6	DDR_MEM_CONFIG	I/O CMOS3.3	Core	OFF	OFF	Input
J31	GPIO7/ SLPIOVR#	SLPIOVR#	I/O CMOS3.3	Core	OFF	OFF	Output
H34	GPIO8/ PROCHOT#	CAMERA_EN	I/O CMOS3.3/ OD	Core	OFF	OFF	Output
K28	GPIO9/ EXTTS1#	WLAN_LED	I/O CMOS3.3	Core	OFF	OFF	Output

EC KB3310 GPIO SETTING

Pin	Pin Name	Signal Name	Type	Note
1	GPIO00/GA20	A20GATE	O	
2	GPIO01/KBRST#	RC_IN#	O	
6	GPIO04	HOTKEY_SW0#	I	Internal pull high
13	GPIO05/PCIRST#	BUF_RST#	I	
14	GPIO07	HOTKEY_SW1#(no use)		
15	GPIO08	EXT_SM#	OD	10K pull high to +3VSB
16	GPIO0A	LID_EC_R#	I	Internal pull high
17	GPIO0B/ESB_CLK	PCB_ID0	I	
18	GPIO0C/ESB_DAT	PCB_ID1	I	
19	GPIO0D	LID_EC_L#(no use)	I	Internal pull high
20	GPIO0E/SC#	KBC_SC#	O	10K pull high to +3VSB
21	GPIO0F/PWM0	BL_PWM_DA	O	
23	GPIO10/PWM1	BATSEL#	I	Battery critical capacity
25	GPIO11/PWM2	PM_PWRBTN#	OD	Internal pull high in ICH
26	GPIO12/FANPWM1	FAN0_PWM	O	CPU Fan
27	GPIO13/FANPWM2	FAN1_PWM	O	VGA Fan
28	GPIO14/FANFB1	FAN0_TACH	I	CPU FanTach
29	GPIO15/FANFB2	FAN1_TACH	I	VGA FanTach
30	GPIO16/E51_TX	E51_TX	O	RS232 debug port
31	GPIO17/E51_RX	E51_RX	I	RS232 debug port
32	GPIO18	PWR_SW#	I	Internal pull high
34	GPIO19/PWM3	PS-ON	O	latch power
36	GPIO1A/NUMLED	NUM_LED#	O	
38	GPIO1D/CLKRUN#	LPC_CLKRUN#	O	
39	GPIO20/KSO0/TP_TEST	KSO0	O	
40	GPIO21/KSO1/TP_PLL	KSO1	O	
41	GPIO22/KSO2	KSO2	O	
42	GPIO23/KSO3	KSO3	O	
43	GPIO24/KSO4	KSO4	O	
44	GPIO25/KSO5	KSO5	O	
45	GPIO26/KSO6	KSO6	O	
46	GPIO27/KSO7	KSO7	O	
47	GPIO28/KSO8	KSO8	O	
48	GPIO29/KSO9	KSO9	O	
49	GPIO2A/KSO10	KSO10	O	
50	GPIO2B/KSO11	KSO11	O	
51	GPIO2C/KSO12	KSO12	O	
52	GPIO2D/KSO13	KSO13	O	
53	GPIO2E/KSO14	KSO14	O	
54	GPIO2F/KSO15	KSO15	O	
55	GPIO30/KSI0	KSI0	I	Internal pull high
56	GPIO31/KSI1	KSI1	I	Internal pull high
57	GPIO32/KSI2	KSI2	I	Internal pull high
58	GPIO33/KSI3	KSI3	I	Internal pull high
59	GPIO34/KSI4	KSI4	I	Internal pull high
60	GPIO35/KSI5	KSI5	I	Internal pull high
61	GPIO36/KSI6	KSI6	I	Internal pull high
62	GPIO37/KSI7	KSI7	I	Internal pull high
63	GPI38/AD0	BAT_A	I	
64	GPI39/AD1	BAT_B	I	
65	GPIO3A/AD2	BAT_C	I	
66	GPIO3B/AD3	BAT_D	I	
68	GPO3C/DA0	CHG_EN#	O	battery charger enabled




EC KB3310 Other Pin SETTING

Pin	Pin Name	Signal Name	Type	Note
3	SERIRQ	INT_SERIRQ	I/OD	10K pull high to +3V
4	LFRAME#	LPC_FRAME#	I	
5	LAD3	LPC_AD3	I/O	
7	LAD2	LPC_AD2	I/O	
8	LAD1	LPC_AD1	I/O	
9	VCC	+3VA	P	
10	LAD0	LPC_AD0	I/O	
11	GND	GND	P	
12	PCICLK	CLK_PCI_EC	I	
22	VCC	+3VA	P	
24	GND	GND	P	
33	VCC	+3VA	P	
35	GND	GND	P	
37	ECRST#	EC_RST#	I	100K pull high to +3VA_EC
67	AVCC	+3VA_AEC	P	
69	AGND	AGND	P	
94	GND	GND	P	
96	VCC	+3VA	P	
111	VCC	+3VA	P	
113	GND	GND	P	
119	RD#/SPIDI	SPI_SO	I	
120	WR#/SPIDO	SPI_SI	O	
122	XCLKI	K_XCLKI	I	
123	XCLKO	K_XCLKO	O	
124	V18R	V18R	P	Reserved 1uF to GND
125	VCC	+3VA	P	
128	SPICS#/SELMEM#	SPI_CS#	O	


Pin	Pin Name	Signal Name	Type	Note
70	GPO3D/DA1	LCD_BACKOFF#	O	
71	GPO3E/DA2	THRO_CPU_VOLT#	O	
72	GPO3F/DA3	BAT_LL#	O	Battery Low Low
73	GPIO40	AC_OK	I	AC Adaptor Plug in
74	GPIO41	PM_RSMRST#	O	10K pull down to GND
75	GPI42	BAT_IN	I	Batt1 (Small/Internal): 1-present, 0-absent
76	GPI43	BAT2_IN	I	Batt2 (Small/Internal): 1-present, 0-absent
77	GPIO44/SCL1	SMB0_CLK	I/OD	4.7K pull high to +3VA_EC
78	GPIO45/SDA1	SMB0_DAT	I/OD	4.7K pull high to +3VA_EC
79	GPIO46/SCL2	SMB1_CLK	I/OD	10K pull high to +3V
80	GPIO47/SDA2	SMB1_DAT	I/OD	10K pull high to +3V
81	GPIO48/KSO16	KB_ID0	I	for KB type detection
82	GPIO49/KSO17	KB_ID1	I	for KB type detection
83	GPIO4A/PSCLK1	N.C.	O	
84	GPIO4B/PSDAT1	CRT_IN	I	
85	GPIO4C/PSCLK2	CRT_DACPWR_EN#	O	
86	GPIO4D/PSDAT2	CRTDAC_RST#	O	
87	GPIO4E/PSCLK3	TP_CLK	I/OD	10K pull high to +3V
88	GPIO4F/PSDAT3	TP_DAT	I/OD	10K pull high to +3V
89	GPIO50/SELIO#	CHG_LED_GREEN#	O	Green charger LED
90	GPIO52/E51_CS#	CHG_LED_UP#	O	Orange charger LED
91	GPIO53/CAPLED	CAP_LED#	O	
92	GPIO54	PWR_LED_UP	O	
93	GPIO55/SCRLLED	SCRL_LED#	O	
95	GPIO56	GS1_INT1(no use)	I	Internal pull high
97	GPIOA00/SDICS#	SPI_MODE#	O	4.7K pull down to GND
98	GPXOA01/SDICLK	SUSC_ON	O	
99	GPXOA02/SDIDO	VSUS_ON	O	
100	GPXOA03	CPU_VRON	O	
101	GPXOA04	SUSB_ON	O	
102	GPXOA05	CNT1_CHG#	O	batt1 (Big/External) charging enabled. Batt1 is discharging priority in AC mode.
103	GPXOA06	CNT1_DIS#	O	batt1 discharging enabled
104	GPXOA07	CNT2_CHG#	O	batt2 (Big/External) charging enabled. Batt2 is discharging priority in AC mode.
105	GPXOA08	CNT2_CHG#	O	batt2 discharging enabled
106	GPXOA09	SPI_WP#	O	
107	GPXOA10	OP_SD#	O	Audio OP
108	GPXOA11	BAT_LEARN	O	
109	GPXID0/SDIDI	PM_PWROK	O	Battery parallel, H:1P, L:2P~3P
110	GPXID1	RST#	O	
112	GPXID2	THRO_CPU	O	Active if CPU temperature over spec
114	GPXID3	PM_SLPRDY#	I	SLPRDY#, 100K pull down to GND
115	GPXID4	SLPMODE	I	SUSC#, 100K pull down to GND
116	GPXID5	VRM_PWRGD	I	Pull high to +3V
117	GPXID6	PM_RSTRDY#	I	
118	GPXID7	RSTWARN	O	
121	GPIO57	GS1_INT2(no use)	I	Internal pull high
126	GPIO58/SPICLK	SPI_CLK	O	
127	GPIO59/TEST_CLK	GS2_INT1(no use)	O	



<Variant Name>

		Title : EC Pin Define	
ASUSTek Computer INC.		Engineer: N/A	
Size A3	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet	3 of 50





	+5VA	+3VA	+3VSUS	+5VSUS	+1.8V	+3V	+5V	VTT_DDR	Vccp	+1.5VS	+3VS	+5VS	+2.5VS
S0/S1	V	V	V	V	V	V	V	V	V	V	V	V	V
S3	V	V	V	V	V	V	V	--	--	--	--	--	--
S4/S5	V	V	--	--	--	--	--	--	--	--	--	--	--





	+5VA	+3VA	+3VSUS	+5VSUS	+1.8V	+3V	+5V	VTT_DDR	Vccp	+1.5VS	+3VS	+5VS	+2.5VS
S0/S1	V	V	V	V	V	V	V	V	V	V	V	V	V
S3	V	V	V	V	V	V	V	--	--	--	--	--	--
S4/S5	V	V	V	V	--	--	--	--	--	--	--	--	--



S4/S5 to S0(Adapter Mode)

This sequence will occur whenever the system is in S4/S5 and the EC initiates a sleep exit sequence from S4/S5 to S0.

Initial EC state: VSUS_ON=0, SUSB_ON=0, SUSC_ON=0, A20GA=X, KBRST=X, CPU_VRON=0, ICH_PWROK=0, RSTWARN=0, and PM_RSMRST#=0, RESET#=0.

- 1.Waiting for AC_OK until adaptor power is good, then
- 2.At least 5ms after AC_OK is asserted, EC asserts VSUS_ON to enable VSUS power.
- 3.At least 20ms after VSUS power is stable, waiting for PWR_SW# until user is pressed. (Or waiting for SCH deasserted SLPRDY#, too?)
- 4.EC asserts RSTWARN.
- 5.SUSC_ON is asserted at least 20ms (de-bounce) after receiving PWR_SW#.
- 6.PM_RSMRST# is deasserted at least 5ms after SUSC power is stable.
- 7.At least 5ms after PM_RSMRST# is deasserted, SUSB_ON is enabled.
- 8.CPU_VRON is deasserted at least 100ms after SUSB power is stable.
- 9.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 10.At least 10ms after receiving CPUPWR_GD, PM_PWROK is asserted, and then deasserts RSTWARN.
- 11.Waiting for RSTRDY# until deasserted by SCH.
- 12.RESET# can be deasserted at lease 100us after PM_PWROK is asserted.

S4/S5 to S0(Battery Mode)

This sequence will occur whenever the system is in S4/S5 and the EC initiates a sleep exit sequence from S4/S5 to S0.

Initial EC state: VSUS_ON=0, SUSB_ON=0, SUSC_ON=0, A20GA=X, KBRST=X, CPU_VRON=0, ICH_PWROK=0, RSTWARN=0, and PM_RSMRST#=0, RESET#=0.

- 1.Waiting for BAT_IN until battery power is good, then
- 2.Waiting for PWR_SW# until user is pressed.
- 3.EC asserts VSUS_ON to enable VSUS power.
- 4.At least 20ms after VSUS power is stable.
- 5.EC asserts RSTWARN.
- 6.SUSC_ON is asserted at least 20ms (de-bounce) after receiving PWR_SW#.
- 7.PM_RSMRST# is deasserted at least 5ms after SUSC power is stable.
- 8.At least 5ms after PM_RSMRST# is deasserted, SUSB_ON is enabled.
- 9.CPU_VRON is deasserted at least 10ms after SUSB power is stable.
- 10.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 11.At least 10ms after receiving CPUPWR_GD, PM_PWROK is asserted, and then deasserts RSTWARN.
- 12.Waiting for RSTRDY# until deasserted by SCH.
- 13.RESET# can be deasserted at lease 100us after ICH_PWROK is asserted.

S0 to S3/S4/S5

This sequence will occur when system entry to sleep states, or all power planes are shut down.

Initial EC state: VSUS_ON=1, SUSB_ON=1, SUSC_ON=1, CPU_VRON=1, ICH_PWROK=1, and PM_RSMRST#=1, RESET#=1, RSTWARN=0, PM_PWRBTN#=1.

- 1.Waiting for PWR_SW# until user is pressed (go to 2), or waiting for SLPRDY# is asserted (go to 3).
- 2.At least 20ms after PWR_SW# is asserted, EC asserts PM_PWRBTN# (50ms width) to SCH.
- 3.Waiting for SLPRDY# until has been asserted.
- 4.EC asserts RSTWARN to SCH to begin internal sequence.
- 5.SCH asserts RSTRDY# to EC to indicate all outstanding transactions are completed.
- 6.EC asserts RESET# after detecting RSTRDY# asserted.
- 7.EC deasserts ICH_PWROK.
- 8.EC deasserts SUSB_ON and CPU_VRON to turn off power planes.
- This completes the entry to S3 (SLPMODE=1).
- If SLPMODE=0, this indicates S4/S5 was the desired state, EC takes additional actions:
- 9.EC asserts PM_RSMRST#.
- 10.EC deasserts SUSC_ON to turn off the other power planes.
- 11.EC deasserts VSUS_ON if in battery mode.
- 12.EC deasserts RSTWARN to save more power.

Power Sequence Description: S3 to S0

This sequence will occur in S3, and wake event is detected by EC or SCH.

Initial EC state: SUSB_ON=0, CPU_VRON=0, ICH_PWROK=0, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=0.

- 1.For internal wake event, SCH deasserts SLPRDY# to EC, than 4.
- 2.For external wake event (PWR_SW#, keyboard wake up), then
- 3.EC asserts PM_PWRBTN# at least 50ms to wake SCH, and waiting for SLPRDY# until SCH deasserted.
- 4.EC asserts SUSB_ON to enable SUSB power.
- 5.CPU_VRON is deasserted at least 100ms after SUSB power is stable.
- 6.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 7.At least 5ms after receiving CPUPWR_GD, ICH_PWROK is asserted.
- 8.Deasserts RSTWARN after ICH_PWROK is asserted.
- 9.RESET# can be deasserted 100us after RSTWARN is deasserted.

Warm Reset (SLPMODE=1)

The warm reset sequence results in reset without remove any power supplies.

Initial EC state: SUSB_ON=1, CPU_VRON=1, ICH_PWROK=1, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=1.


- 1.SCH asserts RSTRDY# at the same time as driving SLPMODE=1 to EC.
- 2.EC asserts RSTWARN to SCH.
- 3.EC asserts RESET# for 1200ms to SCH after asserts RSTWARN.
- 4.EC deasserts RSTWARN.
- 5.EC deasserts RESET# after at least 100us delay from RSTWARN.

Cold Reset (SLPMODE=0)









The cold reset sequence results in a power cycling of all but the RTC power well.

Initial EC state: SUSB_ON=1, CPU_VRON=1, ICH_PWROK=1, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=1.


- 1.SCH asserts RSTRDY# at the same time as driving SLPMODE=0 to EC.
- 2.EC asserts RSTWARN to SCH.
- 3.EC asserts RESET# to SCH after asserts RSTWARN.
- 4.EC deasserts PM_PWROK and disables SUSB_ON and CPU_VRON power.
- 5.EC asserts PM_RSMRST# after CPU_VRON power is off.
- 6.EC disables SUSC_ON power for 3~5 seconds.
- 7.S4/S5 to S0 sequence is automatically followed to bring the system back to S0 when SUSC_ON power is enable.














```
PEREQ1:PCIEx0 & PCIEx1
PEREQ2:PCIEx2 & PCIEx3 & SATA
PEREQ3:PCIEx4 & PCIEx5 & PCIEx6
```




FSC	FSB	FSA	CPU	PCIE
0	0	1	133	100
1	0	1	100	100








H_D#[63:0] << >> H_D#[63:0] [11]







Layout Note
COMP 0 2 connect with Z0=27.4 ohm,L<0.5"
COMP 1 3 connect with Z0=55 ohm,L<0.5"





<Variant Name>



CPU +V CORE
Low-Frequency
Capacitors

The diagram shows a circuit connection for a low-frequency capacitor. A red wire connects the +V CORE pin to the positive terminal of a capacitor. The capacitor is labeled CE1 and has a value of 100UF/6.3V. The negative terminal of the capacitor is connected to GND. The capacitor is represented by two parallel lines of unequal length, with the longer line on the right.





<Variant Name>

		Title : Poulsbo_HOST (1)	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1101HA		Re 1.2
Date: Tuesday, July 21, 2009		Sheet 11	of 50

[18] MA_DQ[63:0] << >>



MA_DQ0	BG49	SM_DQ0
MA_DQ1	BG47	SM_DQ1
MA_DQ2	BE45	SM_DQ2
MA_DQ3	BC43	SM_DQ3
MA_DQ4	BE47	SM_DQ4
MA_DQ5	BC47	SM_DQ5
MA_DQ6	BC45	SM_DQ6
MA_DQ7	BK44	SM_DQ7
MA_DQ8	BK42	SM_DQ8
MA_DQ9	BG41	SM_DQ9
MA_DQ10	BK40	SM_DQ10
MA_DQ11	BC41	SM_DQ11
MA_DQ12	BG43	SM_DQ12
MA_DQ13	BJ43	SM_DQ13
MA_DQ14	BJ39	SM_DQ14
MA_DQ15	BG39	SM_DQ15
MA_DQ16	BC39	SM_DQ16
MA_DQ17	BK38	SM_DQ17
MA_DQ18	BG37	SM_DQ18
MA_DQ19	BK36	SM_DQ19
MA_DQ20	BJ37	SM_DQ20
MA_DQ21	BG35	SM_DQ21
MA_DQ22	BJ35	SM_DQ22
MA_DQ23	BC35	SM_DQ23
MA_DQ24	BK34	SM_DQ24
MA_DQ25	BG31	SM_DQ25
MA_DQ26	BG33	SM_DQ26
MA_DQ27	BK30	SM_DQ27
MA_DQ28	BC33	SM_DQ28
MA_DQ29	BJ31	SM_DQ29
MA_DQ30	BC31	SM_DQ30
MA_DQ31	BJ29	SM_DQ31
MA_DQ32	BJ29	SM_DQ32
MA_DQ33	BG29	SM_DQ33
MA_DQ34	BK28	SM_DQ34
MA_DQ35	BC29	SM_DQ35
MA_DQ36	BE27	SM_DQ36
MA_DQ37	BK26	SM_DQ37
MA_DQ38	BG25	SM_DQ38
MA_DQ39	BJ25	SM_DQ39
MA_DQ40	BC25	SM_DQ40
MA_DQ41	BG23	SM_DQ41
MA_DQ42	BK22	SM_DQ42
MA_DQ43	BJ21	SM_DQ43
MA_DQ44	BK24	SM_DQ44
MA_DQ45	BJ23	SM_DQ45
MA_DQ46	BG21	SM_DQ46
MA_DQ47	BC21	SM_DQ47
MA_DQ48	BK20	SM_DQ48
MA_DQ49	BJ19	SM_DQ49
MA_DQ50	BG17	SM_DQ50
MA_DQ51	BJ17	SM_DQ51
MA_DQ52	BG19	SM_DQ52
MA_DQ53	BC19	SM_DQ53
MA_DQ54	BC17	SM_DQ54
MA_DQ55	BK16	SM_DQ55
MA_DQ56	BG15	SM_DQ56
MA_DQ57	BC15	SM_DQ57
MA_DQ58	BJ13	SM_DQ58
MA_DQ59	BK12	SM_DQ59
MA_DQ60	BK14	SM_DQ60
MA_DQ61	BJ15	SM_DQ61
MA_DQ62	BC13	SM_DQ62
MA_DQ63	BC11	SM_DQ63

02G010018700

DDR SYSTEM MEMORY

SM_BS0	BC27	MA_BA0	<< >>MA_BA[2:0] [18,19]
SM_BS1	BE25	MA_BA1	
SM_BS2	BA35	MA_BA2	
SM_CK0	BG45	M_CLK_DDR0_R	
SM_CK1	BE11	M_CLK_DDR1_R	
SM_CK0#	BJ45	M_CLK_DDR0#_R	
SM_CK1#	BG11	M_CLK_DDR1#_R	
SM_CKE0	BE39	>>MA_CKE0 [18,19]	
SM_CKE1	BE37	>>MA_CKE1 [18,19]	
SM_DQS0	BJ47	MA_DQS0	<< >>MA_DQS[7:0] [18]
SM_DQS1	BJ41	MA_DQS1	
SM_DQS2	BC37	MA_DQS2	
SM_DQS3	BK32	MA_DQS3	
SM_DQS4	BG27	MA_DQS4	
SM_DQS5	BE23	MA_DQS5	
SM_DQS6	BK18	MA_DQS6	
SM_DQS7	BG13	MA_DQS7	<< >>MA_MA[14:0] [18,19]
SM_MA0	BJ27	MA_MA0	
SM_MA1	BA19	MA_MA1	
SM_MA2	BA27	MA_MA2	
SM_MA3	BA25	MA_MA3	
SM_MA4	BE29	MA_MA4	
SM_MA5	BC23	MA_MA5	
SM_MA6	BE31	MA_MA6	
SM_MA7	BA31	MA_MA7	
SM_MA8	BA33	MA_MA8	
SM_MA9	BA29	MA_MA9	
SM_MA10	BE17	MA_MA10	
SM_MA11	BE35	MA_MA11	
SM_MA12	BE33	MA_MA12	
SM_MA13	BE19	MA_MA13	
SM_MA14	BA37	MA_MA14	
SM_VREF	BE43	<<DDR_VREF [18]	
SM_RAS#	BE21	>>MA_RAS# [18,19]	
SM_CAS#	BA13	>>MA_CAS# [18,19]	
SM_WE#	BA17	>>MA_WE# [18,19]	
SM_CS0#	BA23	>>MA_CS#0 [18,19]	
SM_CS1#	BA15	>>MA_CS#1 [18,19]	
SM_RCOMP0	BE13	SM_RCOMP0UT	
SM_RCVENIN	BA39	MA_RCVENIN	
SM_RCVENOUT	BE41	MA_RCVENOUT	


Note: TOTAL LENGTH <1"





<Variant Name>

ASUS		Title : Poulsbo_DDR2 (2)	
ASUSTek Computer INC.		Engineer: N/A	
Size Custom	Project Name 1101HA	Rev 1.2	
Date: Tuesday, July 21, 2009		Sheet 12 of 50	







USB 0	USB PORT
USB 1	USB PORT
USB 2	USB PORT
USB 3	3.5G
USB 4	
USB 5	Bluetooth
USB 6	Camera
USB 7	Card Reader







[30] IDE_DD[15:0] << IDE_DD[15:0]
[30] IDE_DA[2:0] << IDE_DA[2:0]



3/26_Item7 RF
4/6_Item5






Strap Function	Singal Name			Strap		Comment
FSB/DDR Frequency Select Graphics Frequency Select	SCH_BSEL2	SCH_CFG1	SCH_CFG0	Gfx_Freq	FSB	Note: Clock Frequencies are in Mhz Default Frequency determined by FSB speed
	0	0	0	200	400	
	0	0	1	200	533	
CMC (Chipset Microcode) Base Address	GPIO3		GPIO0		Address	Selects the starting address that the CMC will use to start fetching code. (GPIO3 is the most significant)
	0		0		0xFFFFB0000	
	0		1		0xFFFFC0000	
	1		0		0xFFFFD0000 (default)	
	1		1		0xFFFFE0000	
LPC_CLKOUT[0] Buffer Strength	RESERVED1				Value	Selects the drive strength of the LPC_CLKOUT[0] clock.
	0				Reserved	
	0				1 Load (Default)	
	1				Reserved	
	1				2 Loads	

<Variant Name>

		Title : POULSBO_STRAP(5)	
ASUSTek Computer INC.		Engineer: N/A	
Size B	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet 15 of 50	



VSS

VSS

U2F

<Variant Name>



Title : POULSBO_GND (6)

ASUSTek COMPUTER INC

Engineer: N/A


Size
Custom


Project Name
1101HA

Rev
1.2

Date: Tuesday, July 21, 2009


Sheet 17 of 50












<Variant Name>

ASUS		Title : DDR2_Termination	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet 19 of 50	












3/29 item4

3/29 item4



<Variant Name>

3.5G Module & External Antenna



Title :

ASUSTek Computer INC.

Engineer: N/A






Size
A3



Project Name
1101HA

Rev
1.2


Date: Tuesday, July 21, 2009





Sheet 23 of 50












<Variant Name>




		Title : Bluetooth	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet 25 of 50	



<Variant Name>

ASUS		Title : FAN_THERMAL SENSOR	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name	Rev	
Custom	1101HA	1.2	
Date: Tuesday, July 21, 2009		Sheet 26 of 50	






<Variant Name>



3/31 item7

3/25 item4



3/27 item8

3/26 item7 FOR RF




3/25 item3

Camera USB Common Choke

[30] SATA_TXP
[30] SATA_TXN
[30] SATA_RXN
[30] SATA_RXP

[14] USB_PN6
[14] USB_PP6



[14] A_Z_SDOUT
[14] A_Z_SDINO
[14] A_Z_SYNC


[14] A_Z_BITCLK

[14] A_Z_RST#
[32] OP_SD#

[49] PWR_SW#


[14] USB_PN0
[14] USB_PP0

[14] USB_PN1
[14] USB_PP1





IDE_PCSEL#1 H: Slave
L: Master

IDE Master/ Slave Setting





Diag Strapping

IDE_DIAG#1 [30]




3/25 item2



Flash LED

[30] FLASH_LED_S#







3/26 item11

3/25 item3

<Variant Name>

ASUS		Title : Flash Conn	
ASUSTek Computer INC.		Engineer: N/A	
Size A3	Project Name 1101HA	Rev 1.2	
Date: Tuesday, July 21, 2009	Sheet 29	of 50	





1.MODE[1:0]=Select UDMA speed when FXDMA is set
00:100MB/s ; 01:133MB/s
10:150MB/s ; 11:Reserved




2.FXDMA=0,Auto adjustable speed rate according set Feature Command
FXDMA=1,speed rate depend on Mode[1:0] setting

3.PMEN=0 power management function Disable
PMEN=1 power management function Enable


4.ATAIOEN=0,Disable the ATA output pins, ATA I/O output pins are Hi-Z.
ATAIOEN=1,Enable ATA output

JMH330 only simulate PATA as Device 0







<Variant Name>




For Debug




Resolve auto-boot issue





SPI ROM




3/30 item7






<Variant Name>

ASUS		Title : Reset Map	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size A4	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet	34 of 50




For Keyboard Connector




3/26_Item7 FOR RF

4/3_Item1




Keyboard ESD Protect


For Touch-Pad




3/27_Item9



3/27_Item7




<Variant Name>




<Variant Name>

ASUS		Title : Discharge	
ASUSTek Computer INC.		Engineer: N/A	
Size A3	Project Name 1101HA	Rev 1.2	
Date: Tuesday, July 21, 2009		Sheet 37 of 50	

DC IN





BATT_CON






Internal BAT

<Variant Name>



		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet 38	of 50






3/27_Item15




4/3_Item3



4/8_Item1




4/6_Item4





5mm PAD



7mm PAD




<Variant Name>




4/6_Item1


4/6_Item2




4/8_Item2

<Variant Name>

		Title : EMI	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1101HA		Rev 1.2
Date: Tuesday, July 21, 2009		Sheet 40 of 50	





Vcore / 4A

Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.47A$
- Ripple Current:**
 $I_{rip} = 1.28A$
 $I_{spec} = 2.5A \cdot 2 \text{ pcs}$
- Dynamic:**
 $I_{peak} = 4A$
 $ESR / 1 \text{ pcs} = 18 \text{ mohm}$
 $\Delta V = 72mV$
- Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18 \text{ mohm}$
- MOSFET Spec:**
H-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22 \text{ mohm}$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause < 10 us)
L-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22 \text{ mohm}$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause < 10 us)


Controller


- Voltage & Current:**
 $+0.7598 \sim 1.048V @ 4A$
- Frequency:**
 $PR7 = 1M \text{ ohm}$ $F_{osc} = 250KHz$
- OCP:**
 $PR13 = 10K \text{ ohm} \rightarrow 9.09A$
- POR:**
 $POR \text{ Hysteresis} = 0.2V$
 $V_{on} = 3.9V$
- UVP:**
 $V_{out} \cdot 70\%$
- OVP:**
 $V_{out} \cdot 115\%$
- Enable Voltage:**
 $V = 2.9V$
- Soft start time:**
 $T_{ss} = 1.2 \text{ ms}$
- Phase selection:**
 N/A
- Inrush Current:**
 $C_{total} = 100 \mu F$
 $I_{inrush} = 0.088A$

R1.2G

	Status			
THRO_CPU_VOLT#	H	L	H	L
CPU_LEVELDOWN#	H	H	L	L
Voltage	1.068V	0.9502V	0.8775V	0.7597V
	Normal	Normal	Power Saving	Power Saving
		+	Throttle	Throttle

<Variant Name>





Power stage

1. I/P Current:
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.75A$

2. Ripple Current:
 $I_{rip} = 1.2A$
 $I_{spec} = 2.5A \cdot 1 \text{ pcs}$

3. Dynamic:
 $I_{peak} = 3A$
 $ESR / 1 \text{ pcs} = 18 \text{ mohm}$
 $\Delta V = 54mV$

4. Inductor Spec:
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18 \text{ mohm}$

5. MOSFET Spec:

H-side MOSFET: SI7326DN_T1_E3

$R_{ds(ON)} = 22 \text{ mohm}$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause $< 10 \mu s$)

L-side MOSFET: SI7326DN_T1_E3

$R_{ds(ON)} = 22 \text{ mohm}$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause $< 10 \mu s$)

Controller

1. Voltage & Current:

+1.8V @ 3A

2. Frequency:

PR80=820K ohm
 $F_{osc} = 300KHz$

3. OCP:

PR184=10K ohm -> 9A

4. POR:

$V_{ccrth} = 3.7 \sim 4.1V$
 $V_{ccchs} = 0.2V$

5. UVP:

$V_{out} \cdot 70\%$

6. OVP:

$V_{out} \cdot 115\%$

7. Enable Voltage:

$V = 2.9V$

8. Soft start time:

$T_{ss} = 1.2 \text{ ms}$

9. Phase selection:

/X

10. Inrush Current:

$C_{total} = 100 \mu F$
 $I_{inrush} = 0.15A$

1.8_OV	PM_LEVELDOWN#	Voltage	Status
L	L	1.65V	Power Saving
L	H	1.795V	Normal
H	H	1.89V	Super performance
H	L	1.746V	

+VTTDDR@1A

1. Dropout Voltage:

$\Delta V = 0.3V$ ($I_o = 2A$)

2. Current Limit:

$I_{limit} = 4A$

3. Continue Current:

$I_{cont} = 3A$

4. Power Dissipation:

$R_{thjc} = 52^\circ C/W$
 $P_d = 1.9W$

5. EN Voltage:

$V_{en} = 1.4V$

$V_{sd} = 0.8V$

6. Supply Voltage:

$V_{cc} = 5V$

7. Inrush current:

$T_{ss} = 5ms$
 $C_{total} = 20 \mu F$
 $I_{inrush} = 3.6mA$

<Variant Name>

ASUS		Title : +1.8V & VTTDDR
ASUSTek Computer INC.		Engineer: Joy_Zhou
Size	Project Name	Rev
A2	1101HA	1.2
Date: Tuesday, July 21, 2009		Sheet 44 of 50




1. **IP Current:**
 $I_{in} = V_o / I_o (0.8 * V_{in}) = 0.84A$
2. **Ripple Current:**
 $I_{rip} = 1.79A$
 $I_{spec} = 2.5A * 1 \text{ pcs}$
3. **Dynamic:**
 $I_{peak} = 5.5A$
 $ESR / 1 \text{ pcs} = 18 \text{ mohm}$
 $\Delta V = 99mV$
4. **Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18 \text{ mohm}$
5. **MOSFET Spec:**
H-side MOSFET: SI7326DN_T
 $R_{ds(ON)} = 22 \text{ mohm}$ ($V_{gs} =$
 $I_{cont} = 6.5A$ ($T =$
 $I_{peak} = 40A$ (Paus

1. Voltage & Current:	6. OVP:
+VCCP@5.5A	Vout*115%
2. Frequency:	7. Enable Voltage:
PR95=820k ohm	V = 2.9V
Fosc=300KHz	
3. OCP:	8. Soft start time:
PR98=10K ohm -> 9A	Tss=1.2 ms
4. POR:	9. Phase selection:
Vccrth=3.7~4.1V	/X
Vccchs=0.2V	10.Inrush Current:
5. UVP:	C total = 100 uF
Vout*70%	I inrush= 0.15 A

Rds(ON)= 22 mohm (Vgs=4.5 V)
I cont = 6.5 A (T =25 °C)
I peak = 40 A (Pause <10 us)

L-side MOSFET: SI7326DN_T1_E3

Rds(ON)= 22 mohm (Vgs=4.5 V)
I cont = 6.5 A (T =25 °C)
I peak = 40 A (Pause <10 us)




Power stage




- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.64A$
- Ripple Current:**
 $I_{rip} = 1.18A$
 $I_{spec} = 2A \times 1$
 pcs
- Inductor Spec:**
 $I_{sat} = 10A$
 $I_{dc} = 5.5A$
 $DCR = 37m\Omega$
- MOSFET Spec:**
H-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause < 10us)
L-side MOSFET: SI7326DN_T1_E3
 $R_{ds(ON)} = 22m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 6.5A$ ($T = 25^\circ C$)
 $I_{peak} = 40A$ (Pause < 10us)

Controller

- Voltage & Current:**
 $+12.6V @ 2.5A$
- Frequency:**
 $PR122 = 33K\Omega$,
 $F_{osc} = 515KHz$
- OCP:**
- POR:**
 $POR \text{ Hysteresis} = 0.1V$
 $V_{on} = 7.5V$
- Enable Voltage:**
 $V = 2.9V$
- Soft start time:**
 $T_{ss} = 23ms$
- Phase selection:**
 N/A
- Inrush Current:**
 $C_{total} = 20\mu F$
 $I_{inrush} = 0.01A$



Battery Charging Current : $4.4V > V_{adj2} \Rightarrow 0V \Rightarrow$ $I_{chg} = (V_{adj2} - 0.075) / (25 \cdot R_s)$ $BATSEL_2P\# = 1, I_{ch} = 1.49A$ $BATSEL_2P\# = 0, I_{ch} = 2.62A$ Input Adaptor Max. Current Limit : $I_{limit_current} = (V_{adj1} - 0.075) / (25 \cdot R_s) = 1.90A$	Pre-Charging Mode : Precharging current = 149.2mA $V_{adj2} = 168mV$ ACIN Threshold = 1.25V Adaptor > 13.75V, System Powered by Adaptor Adaptor < 13.75V, System Powered by Battery	Battery Charging Voltage : $V_{adj3} : VREF \Rightarrow V_{bat} = 4.2V / cell$ $3.9V > V_{adj3} > 2.4V \Rightarrow V_{bat} = 4.35V / cell$ $V_{adj3} : GND \Rightarrow V_{bat} = 4.0V / cell$ $2.2V > V_{adj3} > 1.1V \Rightarrow V_{bat} = 2 \cdot V_{adj3}$ Battery Cell Selection : CELLS: VREF $\Rightarrow 4$ Cells; CELLS: OPEN $\Rightarrow 3$ Cells; CELLS: GND $\Rightarrow 2$ Cells;	VREF = 5.0V $f_{osc}(KHz) = 17000 / RT (K\Omega)$ Soft start: $t_s(s) = 0.13 \cdot CS (\mu F)$
---	--	--	---



<Variant Name>

ASUS		Title : Power Latch	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name		Rev
A4	1101HA		1.2
Date: Tuesday, July 21, 2009		Sheet	49 of 50

